A basic Microkernel for the RISC-V Instruction set architecture

The following is my Undergraduate thesis (incomplete). There are many errors and issues I am aware of.

The idea is to implement a Microkernel for the RISC-V Instruction Set Architeture for educational purposes.